**Devices and Circuits of the Nanoscale** 

# Sandip Tiwari st222@cornell.edu

A discussion of electronics and some of its devices and circuits with emphasis on nanoscale effects in the context of applications and systems

> Background on electronics and CMOS devices Nanoscale in Silicon Nanoscale in Other Materials Nanoscale Devices Circuits in the Context of Systems



Cornell University



#### **Electronics**



#### **Elements of an Electronic System**

• Logic

Logic execution, Logic interfacing (drivers, bus, interface, ...)

- Memory
  - Cache, Data, Code, Storage, ...(dynamic and non-volatile, ... fast and slow)
- Communication
  - On and off chip to other chips, boards, …
- Interfaces
  - Display, touch, sound, keyboard, sensors, other input/output
- Hierarchical system design

#### **Bulk Transistor**



#### Transistor



Nanoscale



#### **Power**



#### **Throughput & Power Dissipation in Buffers**



#### **Application Dependent Limits**

Device type	Application	T (C)	Power (W/cm2)	VDD (V)	lo <del>rr</del> (nA/um)	Vīn (mV)	toxTeq (nm)	Wmin (nm)	Lnom (nm)
Bulk	High Performance	85 -40 -170 140	1000-30 1000-30 1000-30 -	0.8-1.2 0.7-1.0 0.5 1.8	1000-110 1000-115 1000-155 1000	140-235 95-150 50-75 180	1.0-1.3 1.0-1.2 0.9-1.1 1.3	8.5-11 8-10 8 13.5	14.5-19 13.5-18 14 23
Bulk	Medium-High Performance	85	30-5	0.8-1.2	120-20	235-300	1.2-1.5	10-14	17-24
Bulk	Moderate Performance	85	5-0.5	0.6-1.0	25-2	300-390	1.3-1.6	10-14	17-24
Bulk	Low Power	65	0.5-0.001	0.7-0.9	1.0-0.01	410-550	1.7-2.0	13-17	22-29
Bulk	Ultra-Low Power	40	<0.001	0.7-1.0	<0.008	550-710	2.1-2.6	16-22	27-38
Bulk	Moderate Perf. SRAM Low Power SRAM Ultra-Low Power SRAM	85 65 40	5-1 0.1-0.01 0.0001	0.9-1.2 0.9-1.2 1.2	20-4 0.5-0.05 0.0006	300-360 425-510 635	1.4-1.6 1.7-2.0 2.4	12-15 15-19 23	20-26 25-32 39
Bulk	DRAM - metal gate DRAM - neg. wordline	85 85	-	1.0 1.0	0.0001 0.0001	790 250	2.5 2.5	28 28	49 49
DG-FET	High Performance	85 -40 -170	1000-30 1000-30 1000-30	0.8-1.2 0.7-1.0 0.5	1000-75 1000-85 1000-155	155-255 100-160 45-65	1.0-1.3 1.0-1.3 1.0-1.2	5-6 5-6 6-7	13 13 14
DG-FET	Medium-High Performance	85	30-5	0.8-1.2	90-15	245-305	1.3-1.6	5-7	<b>13</b> -17
DG-FET	Moderate Performance	85	5-0.5	0.6-1.0	20-2	300-390	1.3-1.7	5-6	<b>13</b> -16
DG-FET	Low Power	65	0.5-0.001	0.7-0.9	0.7-0.007	420-510	1.7-2.1	5-8	14-20
DG-FET	Ultra-Low Power	40 40	<0.001 <0.001	0.7 1.0	<0.005 <0.005	530-660 515-645	2.1-2.5 2.2-2.6	5-8 11-15	16-22 25-33
DG-FET	Moderate Perf. SRAM Low Power SRAM Ultra-Low Power SRAM	85 65 40	5-1 0.1-0.01 0.0001	0.9-1.2 0.9-1.2 1.2	14-3 0.3-0.04 0.0006	315-355 425-475 570	1.5-1.7 1.8-2.1 2.5	5-9 6-13 17	13-20 15-27 36

red = constrained by source-drain tunneling, blue = constrained by functionality, green = constrained by noise margin

#### Power Dissipation in Small Dimensions & Temperature

- $10^5$  W/cm<sup>2</sup> => 100 C with package at 50 C at 0.18  $\mu$ m dimension
- Area in which this dissipation occurs critical to temperature



# **Consequences of Improving Electrostatics**



# Non-Classical CMOS (Single Gate)



#### **Planar Transistors**



#### Strain by Orientation



#### **Transport Improvement by Orientations**



#### Strained Si





80

60

40

0

**Universal Hole** Mobility

0.4

0.2

Thompson et al. (2004)

Rim et al.

2002

0.6

E<sub>EFF</sub> / (MV/cm)

0.8

# High k (Permittivity)



To date, mobility degradion with high permittivity materials is substantial

#### **FinFet**



#### Majkusiak (1998)

#### Transport in Thin Silicon



- Delay (ps) L = 90 nm with 2 nm front oxide, 5 nm back oxide, 25 nm Si, and using 21 stage ring oscillator
- Devices provide tuning of standby power and switching performance with good noise margin

Source: Avci et al. (2005) & Lin (2006)

500nm

0.0-

10

15

20

#### Thin Si



Voldy=0 Voltage Programming: FN tunneling Vwl: 18-20 V, Vbody: 0 V T<sub>pulse</sub>: 300 us, l: ~0 uA 7-10 MB/s

Source Vbody>0 Short Course, SouthKorea, 2006

NAND Erase

Sandip Tiwari; Cornell University Source: R. Bez

32



#### **Confinement & Degeneracy**



- quantization perpendicular to transport with confinement-energy penalties in threshold voltage control and transport.
- wave function penetration in transport direction introduces tunneling leakage in off-state

$$\exp(-2\int \alpha dx)$$

- conflicting requirements between low mass for transport vs. tunneling.
- Statistics of small numbers of impurities limit reproducibility of small devices
- Timing fluctuations, even though above the threshold electron individuality is lost
- Related to timing, energy and power limits

#### Nanoscale: Power and Performance

- Suppose we could make devices at a 10 nm x 20 nm minimum dimension with a cell size of 50 nm x 60 nm (3.3 x 10<sup>10</sup> cm<sup>-2</sup>)
- And, suppose we limit the power density to 100 W/cm<sup>2</sup> and 1 V supply
- If all elements were continuously switching the average power per device is 3.33 nW/device at 6 nA/device, or 1 electron transiting every 27 ps (TOO SLOW)
- Present digital design handles this by partitioning functions and allocating power according to speed desired: clocks high and cache low
  - Needs multiple threshold voltages and a variety of circuits
- Temperature of 100 C (50 C package) in an isolated small element implies current of <0.5 μA</li>

Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

# An Electron in a Semiconductor

 Unhindered movement of a single electron is μA's of current

 However, to observe it, requires constraints (barriers, e.g.) and the current drops – typically nA

- A 10 nm x 10 nm x 10 nm cube of silicon has ~50 available states in ~1 eV of energy range
- Variance of an ensemble of *n* that follows Poisson distribution is  $1/\sqrt{n}$
- Mean free path of a hot electron is 5-40 nm



#### **Charging Effects**

- Charging of a small particle with an extra electron requires an energy:  $E_{C} = e^{2}/2C_{\Sigma}$
- A small particle (~10 nm) in a dielectric (SiO<sub>2</sub>, e.g.) has  $C_{\Sigma}=2$ aF,  $E_{c}$  = 40 meV ~150 C
- Observations by Neugebauer and Webb (1962), Zeller and Giaver (1969) and Lambe and Jaklevic (1969)



Fulton and Dolan (1987)

41

Short Course, SouthKorea, 2006



Sandip Tiwari; Cornell University

#### Impedance, Currents and Size Effects



# Single Electron Latching Switch



C = 1 aF is a 18 nm metal particle in free space or ~4 nm in oxide Single electron charging occurs with blockade regions (Coulomb Blockade)



Tiwari et al. APL (1996)



Muralidhar et al., IEDM (2003)

Makes low power memories possible

Sandip Tiwari; Cornell University



#### **Carbon Nanotubes**



#### **Diameter Dependence**



#### **Diameter Dependence**



#### **Temperature Scaling**



#### Model – Acoustic Phonons



#### **Molecules**

• Small, and digitized size, shape and functionality

 forgiving tolerance, and can perform specific electrical and mechanical functions, and can be self-assembled

- But,
  - Based on stochastic processes
  - Fragility of organic structures
    - Charge states depend on current flow
      - Stability dependent on charge/oxidation state and temperature
  - Molecules are difficult to access
    - Interfacing difficult
  - Proximity of contacts broaden levels and induces gap states
  - Line shapes do not have a sharp cut-off

Short Course, SouthKorea, 2006

**Molecular Rectifier** 

Sandip Tiwari; Cornell University

Analogy with semiconductor diode:



Aviram and Ratner, Chem. Phys. Lett. 29 277 (1974)

55

#### Molecular Resonant Tunneling Diode



Behavior is very complex

DFT Simulations: N. Lang

Conceptual models are needed

1.50

30

25 (1)

#### Single Electron Molecular Transistors



current or resistance across the MRAM stack.

Current determined by the rate of electron quantum tunneling, which is affected by magnetic polarity of the cell.



# The "Free Layer" polarization is allowed to change, depending on if the cell is High or Low

Isolation transistor 'off'

The resistance across the stack is measured to determine the cell state

Magnetic field

Flux concentrating cladding layer

> Inlaid copper interconnects

#### What is MRAM? How it works



# Variance in Magnetic Structures



#### NanoCrystal Floating-Gate Memory



#### **Charging and Erasure**

Electrostatic energy change upon addition of an electron

$$\Delta E_s = \frac{Ne^2}{C} + \frac{e^2}{2C}$$

Hamiltonian for the system:

$$H = H_{2deg} + H_{qd} + H_T,$$

where

$$H_{2deg} = \sum_{n} (\epsilon_n + eV) a_n^{\dagger} a_n$$

with n identifying the indices of the ladder in the inversion layer

and

$$H_T = \sum_{n,m} T_{nm} a_n^{\dagger} b_m + c.c.$$

with m identifying the indices of the ladder in the quantum dot

Equation of motion for the density matrix:

$$i\hbar \frac{\partial \hat{P}_H(t)}{\partial t} = \left[H, \hat{P}_H(t)\right]$$

Quantum dot 5-10 nm length scale e e e e e e e e e

> Inversion layer 1-2 nm thick



#### Scaled Front-Side SONOS Memories



70

#### Memory Using Defects on Back





Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

74

#### Nanotube FETs

- 1D (ultra-thin body) channel
- Ballistic transport (at low Vds)
- Switching can be dominated by the contact Schottky barriers
  - Screening length
  - Barrier width ~ oxide thickness tox (on-state)
  - Ambipolar behavior





VB: valence band

75

# Performance



#### Band to Band Tunneling in Nanotubes

- The semiconductor is one-dimensional
- The body of the semiconductor is ultra-thin
- Transport in the semiconductor is ballistic
- The effective masses of electrons and holes are small
- The effective masses of electrons and holes are similar
- The semiconductor has a direct band gap

Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

77

# Molecule as Filter



#### Molecules and Self-Assembly

If molecule mimics MOSFET

For gate field to penetrate molecular channel

- Dielectric thickness to be comparable to the molecular length
- Intimacy between molecule gate dielectric
- Molecule sufficiently long and chemically functionalized and the gate dielectric is sufficiently thick to limit tunneling between source and drain electrodes and to ensure an "OFF" state of the device and between source-gate
- If self-assembly used as a technique for fabrication
  - Low energy scales of assembly process (~ eV)
  - Higher defect rate with consequences for larger scale
- Is current sufficient

Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

79

# **Circuits and Systems**

#### **Stability and Signal Recovery**



These forms employed because:

- They are not highly demanding of devices because of power gain
  - So they work with transistors
  - Robust, especially static circuits



# Sensing



#### **MRAM Designs**



Short Course, SouthKorea, 2006

#### NT Mixer/Transistor up to 50 GHz



# **Classical vs. Quantum Computing**

• Classical bit: 1 (On) and 0 (Off)

Stable pointer states of the computer hardware

• Quantum bit: Qubit (superposition of two states)



- Every two level system can serve as qubit
- For any digital computer, its set of computational states is some set of mutually distinguishable abstract states
  - The specific computational state that is in use at a given time represents the specific digital data currently being processed within the machine
  - In quantum computing the computational state is not always a pointer state

#### **Classical versus Quantum Bit**

	Classical	Quantum
Info unit	Bit 0 or 1	Super position $ \psi\rangle = \alpha  0\rangle + \beta  1\rangle$
Storage Capacitance	Linear - N	Exponential O(2 <sup>n</sup> )
Processing	Serial $x \rightarrow f(x)$	Parallel $\sum  \psi_n\rangle \rightarrow \sum  f(\psi_n)\rangle$
Universal Gates	Nand	Single qubit Rotations + Cnot
Measurement	0 -> 0 1 -> 1	Problem : destroy coherence
Algorithms	Many	Factorization, Search Based on quantum interference

Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

# The Square Root of NOT

• If input is either basis state (0 or 1) you get a state that appears random when measured...

_0 _	N <sup>1/2</sup>	0 (50%)		
		1 (50%)		

 $\underbrace{1}_{N^{1/2}} \underbrace{0 (50\%)}_{1 (50\%)}$ 

- But if you feed the output back into another  $N^{1/2}$  without measuring it, you get the inverse of the original value!
- "How is that



89

#### **NOT<sup>1/2</sup>: Unitary Implementation**



#### **SET Probing Qbit**



- Qubit Coupling: nearest neighbor versus common mode
- Engineering Correction Code (ECC): to address decoherence redundant qubit register and majority voting



Sandip Tiwari; Cornell University

# Molecular: 2 terminals or 3 terminals?





Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

Likharev (2005)

100

# **NanoFabrics**



Source: T.C. Mowry 102

#### **3-D Microprocessors**

- Goal of improving logic-memory interactions and to compensate logic and memory performance divergence
  - Current designs exceedingly complex (-> power<sup>^</sup>) focused on
    - Superscalar (> 1 inst/cycle), out-of-order execution, instructionlevel parallelism, hiding memory latency, …
- 3-D in μP:
  - High density, low latency, large bandwidth

Vertical connections throughout the design area



Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

# Latency and Bandwidth





2-D: Connections on the periphery

- Long global connections
- CPU to off-chip main memory with latency and misses
- 3-D: Connections across the area
- Connections short + vertical
- Suitable for high-bandwidth and vector operations
- No pin cost, large block access of data

Latency: Important for random access (servers, e.g.), single core Bandwidth: Multiple cores, multi-threads, graphics

The following example uses a baseline 2-D processor core representative of current technology

3 GHz CPU, 750 MHz memory, 64 KB L1I, 64 KB L1D, 1 MB L2

# **Expanding L2 Cache**



#### Complexity

- Rent's Rule:
  - Terminal count is related to number of gates (at all hierarchical levels)
    - $T = t N^p$

(0<p<1; t is number of terminals per logic block) p=1 is un-optimized placement

- Number of interconnections among a group of sub-components at any level is proportional to the total terminal count of all the sub-components
- With placement optimization (p<1), only a fraction of logic blocks accessible
- This accessibility defines how much of the circuitry do iterative testing procedures access and test for usefulness

Sandip Tiwari; Cornell University

- If logic blocks defective: N<sub>accessible</sub> ~ ((1-d<sub>LOGIC</sub>)N)<sup>p</sup>
- If wiring defective, the number of testable logic blocks:
  - $N_{accessible} \sim (1 d_{LOGIC}) N^{p}$
  - a considerably more serious problem

Short Course, SouthKorea, 2006

<section-header><text><list-item><list-item><list-item><list-item>

#### **Observability in Presence of Defects**



#### Conclusion

- Nanoelectronics will certainly be evolutionary, and may be revolutionary
  - Complex applications (beyond sensing, ...) require a systematic, robust and reproducible framework that requires a number of properties across scales
- Logic applications will require 3-D structures and non-Manhattan layouts
  - These usually do not work with "bottoms-up" approaches
- Multiplexing schemes to manage the interconnect pitch transformation from nano- to microscale require real estate
- Charge-based devices at nanoscale have inherent power dissipation problems
- Other approaches, spin-based or photon-based or others, need to demonstrate size scale, gain and ability to transform signal to charge and vice versa for connection to the external world

Short Course, SouthKorea, 2006

Sandip Tiwari; Cornell University

111